

5 a plurality of contacts including a first plurality of contacts and a second  
6 plurality of contacts, said first plurality of contacts located in the second region, and  
7 said second plurality of contacts located in the first region such that a smallest  
8 distance between adjacent contacts in the first region is different than a distance  
9 between the first and second regions, wherein the third region does not have any  
10 contacts located therein.

1 <sup>2</sup>~~18~~ The semiconductor package of claim <sup>1</sup>~~17~~, wherein the smallest distance  
2 between adjacent contacts in the first region is smaller than the distance between the  
3 first and second regions.

al  
1 <sup>3</sup>~~19~~ The semiconductor package of claim <sup>1</sup>~~17~~, wherein the smallest distance  
2 between adjacent contacts in the first region is larger than the distance between the  
3 first and second regions.

1 <sup>4</sup>~~20~~ The semiconductor package of claim <sup>1</sup>~~17~~, wherein the semiconductor  
2 package is a ball grid array package.

1 <sup>5</sup>~~21~~ The semiconductor package of claim <sup>1</sup>~~17~~, wherein the plurality of  
2 contacts comprises a plurality of contact pads.

12

al

1 <sup>6</sup>~~22~~. The semiconductor package of claim <sup>5</sup>~~21~~ further comprising a plurality  
2 of solder balls attached to said contact pads.

1 <sup>7</sup>~~23~~. The semiconductor package of claim <sup>1</sup>~~17~~ wherein each of the second  
2 plurality of contacts is contained within a dimensional profile of an integrated  
3 circuit coupled to the top surface of the substrate.

1 <sup>8</sup>~~24~~. The semiconductor package of claim <sup>1</sup>~~17~~ wherein the plurality of  
2 contacts are located on the exposed external opposite surface of the substrate.

Al  
1 <sup>9</sup>~~25~~. The semiconductor package of claim <sup>1</sup>~~17~~ wherein said top surface of  
2 said substrate has a plurality of bond pads.

1 <sup>10</sup>~~26~~. The semiconductor package of claim <sup>9</sup>~~25~~ wherein said top surface of  
2 said substrate has a ground bus that is connected to said second plurality of contacts  
3 by a plurality of vias that extend through said substrate.

1 <sup>11</sup>~~27~~. The semiconductor package of claim <sup>1</sup>~~17~~ wherein said first plurality of  
2 contacts comprises at least five rows of contacts.

1 <sup>12</sup>~~28~~ The semiconductor package of claim <sup>9</sup>~~25~~ wherein said top surface of  
2 said substrate has a power bus that is connected to said second plurality of contacts  
3 by a plurality of vias that extend through said substrate.

1 <sup>13</sup>~~29~~ The semiconductor package of claim <sup>1</sup>~~17~~, wherein said second plurality  
2 of contacts is arranged in a four by four matrix.

al  
1 <sup>14</sup>~~30~~ A semiconductor package, comprising:  
2 a substrate that includes a top surface having a plurality of bond pads, and an  
3 exposed external opposite surface defined by an inner region, an outer region, and a  
4 middle region that separates the inner and outer regions;  
5 a plurality of contacts including a first plurality of contacts and a second  
6 plurality of contacts, said first plurality of contacts located in the outer region, and  
7 said second plurality of contacts located in the inner region such that a first smallest  
8 distance between adjacent contacts in the inner region is different than a second  
9 smallest distance between the inner and outer regions, wherein the middle region is  
10 free of contacts; and  
11 an integrated circuit that is mounted to said top surface of said substrate and  
12 coupled to said plurality of bond pads.

1 <sup>15</sup>~~31~~ The semiconductor package of claim <sup>14</sup>~~20~~, wherein the first smallest  
2 distance is smaller than the second smallest distance.

1 <sup>16</sup>~~32~~. The semiconductor package of claim <sup>14</sup>~~30~~, wherein the first smallest  
2 distance is larger than the second smallest distance.

1 <sup>17</sup>~~33~~. The semiconductor package of claim <sup>14</sup>~~30~~, wherein the semiconductor  
2 package is a ball grid array package.

1 <sup>18</sup>~~34~~. The semiconductor package of claim <sup>14</sup>~~30~~ further comprising a plurality  
2 of solder balls attached to said plurality of contacts.

a1 1 <sup>19</sup>~~35~~. The semiconductor package of claim <sup>14</sup>~~30~~ wherein said top surface of  
2 said substrate has a ground bus that is coupled to said integrated circuit and  
3 connected to said second plurality of contacts by a plurality of vias that extend  
4 through said substrate.

1 <sup>20</sup>~~36~~. The semiconductor package of claim <sup>14</sup>~~30~~ wherein said top surface of  
2 said substrate has a power bus that is coupled to said integrated circuit and  
3 connected to said second plurality of contacts by a plurality of vias that extend  
4 through said substrate.

1 <sup>21</sup>~~37~~. The semiconductor package of claim <sup>14</sup>~~30~~ wherein said integrated circuit  
2 is enclosed by an encapsulant.

1 <sup>22</sup>~~38.~~ The semiconductor package of claim <sup>14</sup>~~30~~ wherein said first plurality of  
2 contacts is located outside an outer dimensional profile of said integrated circuit.

1 <sup>23</sup>~~39.~~ The semiconductor package of claim <sup>22</sup>~~38~~ wherein said second plurality  
2 of contacts is located inside the outer dimensional profile of said integrated circuit.

a1  
1 <sup>24</sup>~~40.~~ An integrated circuit package for an integrated circuit which has a  
2 dimensional profile, comprising:  
3 a substrate that includes a top surface, and an exposed external opposite  
4 surface defined by a first region that is substantially equal to the dimensional profile  
5 of the integrated circuit, a second region, and a third region that separates the first  
6 and second regions; and  
7 a plurality of contacts including a first plurality of contacts and a second  
8 plurality of contacts, said first plurality of contacts located within the second region,  
9 and said second plurality of contacts located in the first region such that a first  
10 smallest distance between adjacent contacts in the first region is smaller than a  
11 second smallest distance between the first and second regions, said third region  
12 being a contact free region.

1 <sup>25</sup>~~41.~~ The integrated circuit package of claim <sup>24</sup>~~40~~, wherein a distance between  
2 adjacent contacts in first region is the same as the distance between adjacent contacts  
3 in the second region.

1 <sup>26</sup>~~42~~ The integrated circuit package of claim <sup>24</sup>~~40~~ further comprising a  
2 plurality of solder balls attached to said plurality of contacts.

1 <sup>27</sup>~~43~~ The integrated circuit package of claim <sup>24</sup>~~40~~ wherein said top surface of  
2 said substrate has a ground bus that is connected to said second plurality of contacts  
3 by a plurality of vias that extend through said substrate.

1 <sup>28</sup>~~44~~ The integrated circuit package of claim <sup>24</sup>~~40~~ wherein said top surface of  
2 said substrate has a power bus that is connected to said second plurality of contacts  
3 by a plurality of vias that extend through said substrate.


REMARKS

Applicant submits this Preliminary Amendment canceling claims 1-16 and adding claims 17-44. Examination of the pending claims at the Examiner's earliest convenience is respectfully solicited.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP


Dated: June 29, 1999

  
\_\_\_\_\_  
BABAK REDJAIAN  
Reg. No. 42,096

12400 Wilshire Boulevard, Seventh Floor  
Los Angeles, California 90025  
(714) 557-3800

CERTIFICATE OF MAILING

*I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on: June 29, 1999.*

  
\_\_\_\_\_  
Helene Zuc

06/29/99  
Date

